

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/010,132	12/06/2001	Yuanlong Wang	MS-01CXT0161M	4787
53615	7590 12/14/2005		EXAMINER	
THOMAS, KAYDEN, HORSTEMEYER & RISLEY			KNOLL, CLIFFORD H	
100 GALLERIA PARKWAY SUITE 1750			ART UNIT	PAPER NUMBER
ATLANTA,	ATLANTA, GA 30339-5948			
			DATE MAILED: 12/14/200	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Annih and (a)			
		Application No.	Applicant(s)			
Office Action Summary		10/010,132	WANG ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Clifford H. Knoll	2112			
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover sheet with the c	orrespondence address			
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REF MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a role period for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by state reply received by the Office later than three months after the mailed patent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, may a reply be tin eply within the statutory minimum of thirty (30) day of will apply and will expire SIX (6) MONTHS from ute, cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on 21	September 2005.				
·		nis action is non-final.				
3)□	·=					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	ion of Claims					
4)⊠ 5)□ 6)⊠ 7)□	Claim(s) 5-9 and 11-18 is/are pending in the 4a) Of the above claim(s) is/are withdown Claim(s) is/are allowed.  Claim(s) 5-9 and 11-18 is/are rejected.  Claim(s) is/are objected to.  Claim(s) are subject to restriction and	rawn from consideration.				
Applicati	on Papers					
10)⊠	The specification is objected to by the Examination The drawing(s) filed on <u>06 December 2001</u> is Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct the oath or declaration is objected to by the	s/are: a)⊠ accepted or b)□ object ne drawing(s) be held in abeyance. See ection is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority u	ınder 35 U.S.C. § 119					
a)[	Acknowledgment is made of a claim for foreign All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure see the attached detailed Office action for a list	nts have been received. nts have been received in Application iority documents have been receive eau (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachmen	t(s)					
	e of References Cited (PTO-892)	4) Interview Summary				
3) 🔲 Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 r No(s)/Mail Date	Paper No(s)/Mail Da  8) 5) Notice of Informal P  6) Other:	atent Application (PTO-152)			

Art Unit: 2112

### **DETAILED ACTION**

This Office Action is responsive to communication filed 9/21/05. Currently claims 5-9 and 11-18 are pending.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

1. Claims 5-9 and 11-18 are rejected under 35 U.S.C. 102(e) as being anticipated by Pekkala (US 2002/0172195).

Regarding claim 5, Pekkala discloses plurality of point-to-point interface units comprising a computer module interface and a point-to-point interface; plurality of computer modules connected to the computer module interface of the plurality of point-to-point interface units; and bus emulator connected to the point-to-point interface of the plurality of point-to-point interface units (e.g., paragraph 55), the emulator capable of supporting only one transfer at a time (e.g., paragraph 59, "coupled to one or more PCI buses on a host 102 rather than PCI buses 216 in an I/O unit 108"), the at least one bus

Art Unit: 2112

emulator having a cascade port providing an ability to couple a plurality of bus emulators in a daisy chain to increase fan-out of the emulator, thereby increasing the signal length (e.g., para. 66, the bus bridge disclosed provides the ability claimed).

Regarding claim 6, Pekkala also discloses the point-to-point interface units comprise parallel-to-serial conversion units that detects the beginning of a data transfer cycle presented to the computer module interface (e.g., paragraph 8), and accepts a data field and an address field and a cycle-type indicator from the computer module interface (e.g., paragraph 166).

Regarding claim 7, Pekkala also discloses the plurality of point-to-point interface units comprise high-current parallel drivers (e.g., paragraph 10, "multiple IB channel adapters") capable of propagating data, address and data transfer cycle requests (e.g., paragraph 166).

Regarding claim 8, Pekkala also discloses the plurality of point-to-point interfaces interconnected by an internal bus (e.g., paragraph 9).

Regarding claim 9, Pekkala also discloses the arbiter for granting access to the internal bus to one of the plurality of point-to-point interfaces (e.g., paragraph 150).

Regarding claim 11, Pekkala discloses a point-to-point interface (e.g., paragraph 8), the emulator capable of supporting only one transfer at a time (e.g., paragraph 59, "coupled to one or more PCI buses on a host 102 rather than PCI buses 216 in an I/O unit 108"), the at least one bus emulator having a cascade port providing an ability to couple a plurality of bus emulators in a daisy chain to increase fan-out of the emulator,

Art Unit: 2112

thereby increasing the signal length (e.g., para. 66, the bus bridge disclosed provides the ability claimed).

Regarding claim 12, Pekkala also discloses parallel-to-serial conversion unit that operates upon detecting the beginning of a data transfer cycle presented to the computer module interface (e.g., paragraph 8), and wherein the parallel-to-serial conversion units accept a data field and an address field and a cycle-type indicator from the computer module interface and delivers a serial output comprising a data transfer cycle to the point-to-point interface (e.g., paragraph 166).

Regarding claim 13, Pekkala also discloses the point-to-point interface comprises high-current parallel drivers capable of propagating data, address and data transfer cycle requests (e.g., paragraph 10).

Regarding claim 14, Pekkala discloses a computer module interface and a point-to-point interface (e.g., paragraph 9), the emulator capable of supporting only one transfer at a time (e.g., paragraph 59, "coupled to one or more PCI buses on a host 102 rather than PCI buses 216 in an I/O unit 108"), the at least one bus emulator having a cascade port providing an ability to couple a plurality of bus emulators in a daisy chain to increase fan-out of the emulator, thereby increasing the signal length (e.g., para. 66, the bus bridge disclosed provides the ability claimed).

Regarding claim 15, Pekkala also discloses parallel-to-serial conversion unit that operate upon detecting the beginning of a data transfer cycle presented to the computer module interface (e.g., paragraph 8), and wherein the parallel-to-serial conversion units accept a data field and an address field and a cycle-type indicator from the computer

module interface and delivers a serial output comprising a data transfer cycle to the point-to-point interface (e.g., paragraph 166).

Regarding claim 16, Pekkala also discloses the plurality of point-to-point interface units comprise high-current parallel drivers capable of propagating data, address and data transfer cycle requests (e.g., paragraph 10).

Regarding claim 17, Pekkala discloses an internal bus; and plurality of point-to-point interfaces interconnected by the internal bus (e.g., paragraph 8, "IBA"), , the emulator capable of supporting only one transfer at a time (e.g., paragraph 59, "coupled to one or more PCI buses on a host 102 rather than PCI buses 216 in an I/O unit 108"), a cascade port providing an ability to couple a plurality of bus emulators in a daisy chain to increase fan-out of the emulator, thereby increasing the signal length (e.g., para. 66, the bus bridge disclosed provides the ability claimed).

Regarding claim 18, Pekkala also discloses an arbiter for granting access to the internal bus to one of the plurality of point-to-point interfaces (e.g., paragraph 150).

## Response to Arguments

Applicant's arguments filed 9/21/05 have been fully considered but they are not persuasive.

Regarding claim 5, Applicant argues that Pekkala does not disclose the amended feature of a cascade port; however, a new interpretation of Pekkala used above discloses this feature (e.g., para. 66, cited supra).

Regarding claims 11, 14, and 17, Applicant argues likewise for the amended feature; however, Examiner finds this feature in Pekkala (e.g., para. 66, cited supra).

#### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Clifford H. Knoll whose telephone number is 571-272-3636. The examiner can normally be reached on M-F 0630-1500.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2112

Page 7

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

chk

TIM VO PRIMARY EXAMINER